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Abstract 
Network-on-Chip (NoC) has been recognized as an effective solution for complex on-chip communication problems 
faced in System-on-Chips (SoCs). Network topology, switching mechanism and routing algorithms are the key 
research area in NoC. In recent years, since the inception of Through-Silicon-Vias (TSVs) to realize vertical channel, 
3D stacked NoC architecture attracts a lot of interest as it offers improved performance and shorter global 
interconnect. In this paper, two clustered 3D network topologies (3D-ST and 3D-RNT) and hierarchical, cluster based 
routing algorithms are presented. Experimental results on various parameters like latency, drop probability and 
energy dissipation are compared for the two topologies. It is demonstrated from the analysis that 3D-RNT is an 
appropriate candidate for 3D NoC provided interlayer communications are not very frequent. 
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1. Introduction 
     In the billion of transistors integration era, a large number of Intellectual Property (IP) blocks are 
integrated on a single chip. Bus based communication among IP blocks is not feasible as data traffic 
increases exponentially with IP blocks. NoC is an unified solution for scalable communication 
architecture in SoCs. Using NoC, interconnection of IP blocks is achieved by user defined topology [1].  
3D NoC is an emerging research area as it offers shorter global interconnects, higher packing density 
and supports for implementation of mixed-technology chips. 3D integration is realized by stacking a 
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number of 2D layers [2]. Interconnection of two neighboring 2D layers is accomplished using Through-
Silicon-Via (TSV) which provides vertical channel through vertical interconnect links. Number of TSV in 
an 3D architecture should be minimized as it has alignment problem and occupies a considerable chip 
area [3] and [4].  
In this paper, two 3D network topologies and source initiated routing algorithms are presented. 
Topologies and routing algorithms are experimented using Network Simulator (NS-2). Experimental 
results are analyzed by a comparison of various parameters between the two topologies. 
This paper is organized as follows: In section 2, the proposed topologies and routing algorithms are 
presented while experimental results and analysis are given in section 3. Network diameter and energy 
dissipation are presented in section 4 with the summary and conclusion given in the last section. 
2. 3D Topology and Routing Algorithm 
In 3D NoC, IP blocks are placed in XY plane (2D layer), 3D network is achieved by stacking the  
planes in which inter layer communications are achieved by establishing TSVs. 
Two 3D topologies, 3D Star topology (3D-ST) and 3D Recursive Network Topology (3D-RNT) are 
presented in this section as shown in Fig. 1 and 2[5]. In both the topologies, cluster is formed by grouping 
four nodes with one node is identified as Cluster Head (CH) which can act as CH as well as node. A layer 
has four clusters, thus total number of nodes in a layer is sixteen.  
     A node of 3D NoC contains an IP block and a router. IP blocks are connected to routers, in turn routers 
are interconnected using horizontal interconnect links. Vertical interconnect links (TSVs) are used to 
interconnect interlayer routers (CH) to form 3D network [6], [7] and [8]. CHs and nodes can be identified 
by an ID of three digits XYZ. First digit X of the ID represents a layer, second digit Y represents a cluster 
and third digit Z represents either a node or CH. 
      
     Fig. 1. 3D Star Topology  (3D-ST)                             Fig. 2. 3D Recursive Network Topology (3D-RNT) 
      Hierarchical, cluster based 3D routing algorithms are developed. Advantages of hierarchical routing 
are scalability, higher performance, easy maintainability and manageability. Routing is an on demand and 
source initiating. Hierarchy and clustering of nodes are represented using tree structure as shown in Fig. 
3. The tree has three levels in its hierarchy, level 1 represents layer, level 2 represents CHs and level 3 
represents nodes. A CH and nodes connected to the CH will form a cluster. In 3D-ST, CHs are 
interconnected  to  communicate each  other  in  single  hop. Intercluster  nodes cannot communicate each 
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other, they will communicate each other only through CHs. In 3D-RNT, intercluster nodes are allowed to 
communicate each other in single hop. Pseudo code of the algorithms is presented in Fig.4. 
 
 
Fig. 3. Tree of the Topologies 
      For 3D-ST, hierarchical shortest path is established between source node 242 and destination node 
032 as follows:                    Source node → 242→ layer 2, cluster 4, node 2 
                                     241→ layer 2, cluster 4, node 1 
                                          141→ layer1, cluster 4, node 1 
                                              041→ layer 0, cluster 4, node 1 
                                     031→ layer 0, cluster 3, node 1 
                                    Destination node→ 032→ layer 0, cluster 3, node 2 
242  241  141 041  044 032 is shortest path between node 242 and 032 in 3D-RNT. 
3.    Experimental Results and Analysis 
Routing algorithms are implemented on the two topologies and examined using Network Simulator-2 
(NS-2) which runs in UNIX environment on Intel Pentium IV, 2.4 GHz processor with 1 GB memory. 
Various input parameters used in the simulation are: (i) Transmission Protocol: UDP, (ii) Switch buffer 
size:50 packets, (iii) Router queue mechanism: Drop tail, (iv) Connection time: 50 seconds; (v) 
Simulation time:100 seconds; (vi) Traffic behavior: CBR. Five traffic source-sink pairs are selected 
randomly and are concurrently active [9].  
Simulation output results are observed for latency at two cases:  
 Different switch buffer size at fixed injected load  
 Different traffic rate at fixed switch buffer size 
Table 1. Simulation results for   3D-ST   and 3D-RNT   at different switch buffer size 
Switch 
Buffer 
size 
(Packets) 
Traffic rate 4.5 Kbps Traffic rate 1 Kbps 
Latency in seconds Received  packets Latency in seconds Received packets 
3D-ST 3D-RNT 3D-ST 3D-RNT  3D-ST    3D-RNT 3D-ST 3D-RNT 
5 0.54695 0.51962 398 398 0.35532 0.3004 126 126 
10 0.79805 0.77072 399 399 0.35532 0.3004 126 126 
15 1.03973 1.01239 401 401 0.35532 0.3004 126 126 
20 1.27369 1.24636 401 401 0.35532 0.3004 126 126 
25 1.50097 1.47364 401 401 0.35532 0.3004 126 126 
30 1.70093 1.69503 406 406 0.35532 0.3004 126 126 
35 1.93871 1.91138 408 408 0.35532 0.3004 126 126 
40 2.15043 2.12309 409 409 0.35532 0.3004 `126 `126 
45 2.35804 2.33071 398 398 0.35532 0.3004 126 126 
50 2.56199 2.53467 413 413 0.35532 0.3004 126 126 
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Pseudo code for routing algorithm of 3D-ST:           Pseudo code for routing algorithm of 3D-RNT: 
  // Declare source ID as ABC and destination            //Declare source ID as ABC and destination    
ID as DEF                                                                  ID as DEF 
  // Route packet to hierarchical level-1                      // Route packet to hierarchical level-1 
   If packet source ID AXX = = destination                  If packet source ID AXX = = destination   
ID DXX                                                                      ID DXX  
Deliver packet in current layer                                   Deliver packet in current layer 
Else if A < D                                                              Else if A < D 
Route packet to Down layer                                       Route packet to Down layer                       
Else                                                                             Else  
Route packet to Up layer                                            Route packet to Up layer 
  // Route packet to hierarchical level-2                       // Route packet to hierarchical level-2 
     Else if E > =1                                                             Else if E > =1 
Route packet to cluster head of                                  Route packet to cluster E 
Cluster E                                                                     Else if F = = 1 
Else if F = = 1                                                             Deliver packet to Eth CH 
Deliver packet to Eth CH                                         // Route packet to hierarchical Level-3 
  // Route packet to hierarchical level 3                           Else if F >1 
Else if F > 1                                                                Deliver packet to Fth node in the Eth cluster  
Deliver packet to Fth node in the Eth cluster              End if  
End if                                                                          End if 
End if                                                                          End if 
End if                                                                          End if 
End if                                                                               
Fig . 4.  Pseudo code for the routing algorithms.  
     Latency, send and received packets for individual source-sink pair are observed from the simulation 
output. The numerical values reported in Table 1 and 2 are the average values for five different source-sink 
pairs.  
For the case 1, it is assumed that bandwidth for individual traffic is 5Kb. Two different packet injection 
rates 4.5 Kbps and 1 Kbps are assigned for each source. Number of packets sent by individual source is 
563 at the rate 4.5 Kbps and 126 at the rate 1 Kbps respectively. Table 1 shows simulation results for 
average latency and received packets at traffic rate 4.5 Kbps and 1 Kbps with switch buffer size varies 
from 5 to 50 packets.  
     For the case 2, it is assumed that bandwidth and switch buffer size are assigned as 5Kb and 50 packets 
respectively. Different traffic load varies from 0.5Kbps to 6 Kbps is injected into network. Simulation 
results for average latency, send and received packets at different traffic rates are given in Table 2.  
     Drop probability is calculated by taking number of sent and received packets. Performance of the two 
topologies is identical with respect to drop probability as same number of packets is received in the two 
topologies at all instances. For both the topologies, drop probability is zero up to injected traffic rate 2.5 
Kbps as all injected packets are delivered to the sinks. Performance of the two topologies starts degraded 
as packet drop starts when traffic rate exceeds 2.5Kbps as shown in Fig.5. Fig.6 shows that drop 
probability for both the topologies is insensitive with respect to switch buffer size at traffic rate 1 Kbps. 
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     It is observed from Fig.7 that latency remains constant when switch buffer size increases at the traffic 
rate of 1 Kbps. Latency increases as switch buffer size increases so as to decrease drop probability at 
traffic rate 4.5 Kbps. On comparing with 3D-ST, latency is decreased in the 3D-RNT at the traffic rate 4.5 
Kbps and 1 Kbps. It is also observed from Fig.8 that there is rapid change in  latency when drop 
probability gets changed from zero as switches utilize their buffer capacity to maximum possible extent 
so as to avoid  packet drop up to traffic rate around 2.5 Kbps. Hence, it is concluded that performance of 
the 3D-RNT is superior to the 3D-ST with respect to latency at any buffer size and injected traffic rate.  
Table 2.Simulation results for  3D-ST  and  3D-RNT  at  different traffic rate 
 
4. Network Diameter and Energy Dissipation 
      When developing hierarchical network topology, an important thing to consider is network diameter 
which can be defined as length of maximum shortest path between any two nodes measured in hops. 
Typically, to improve the performance and speed of network transmission, it needs to reduce the network 
diameter [10].  To find total distance of a network, one node is taken as source node and its distance to 
other nodes is calculated, finally number of nodes is multiplied by number of hops.  Node 021 is assumed 
as source node and distance to all other nodes from the source node is given Table 4. 
More number of nodes has distance 5 from the source node 021 in 3D-RNT. 
 For 3D-ST, total distance d = 1×7+2×16+3×15+4×9 = 120   
 For 3D-RNT, d = 1×4+2×8+3×10+4×7+5×18 =168 
It can be concluded that 3D-RNT is not suitable candidate as interlayer traffic is very frequent. 
 
 Energy dissipation in 3D NoC has two components [11]:  
 Energy dissipated in routers which include switching activity and buffering  packets 
 Energy dissipated in interconnect link as link is charging and discharging to transfer packets  
     Number of hops a packet transverses from its source node to destination node is the distance (D) 
between source and destination node. It is assumed that interconnect link length is uniform, link consumes 
1 Pico joules (Pj) energy and a router consumes 1 Pico joules (Pj) energy to transfer a packet. 
Total energy dissipated by a packet to transverse from its source to destination node  
          PacketE = 2 ×D +1                                                                                                                  ….  (1) 
Traffic rate 
(Kbps) 
Latency   in  Seconds 3D-ST 3D-RNT 
3D-ST 3D-RNT Packets  sent Packets  received Packets sent     Packets  received 
0.5 0.35533 0.32800 63 63 63 63 
1 0.35533 0.32799 126 126 126 126 
1.5 0.35533 0.32799 188 188 188 188 
2 0.35533 0.32800 250 250 250 250 
2.5 0.35599 0.32866 313 313 313 313 
3 2.37115 2.34381 376 350 376 350 
3.5 2.58368 2.34381 438 371 438 371 
4 2.61496 2.58633 500 391 500 391 
4.5 2.56233 2.53539 563 413 563 412 
5 2.23843 2.23466 626 434 626 434 
5.5 3.86342 3.83618 688 466 688 466 
6 4.38229 4.35496 750 466 750 466 
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               For n packets,      
n
packets
i=1
E  = (2 D +1)                                                                     ..….. (2) 
              Average energy dissipated by a packet = 
n
i=1
average
(2 D +1)
E  = 
n
                              ……. (3) 
     Using (1), energy dissipated to transfer a packet for seven randomly chosen source-sink pairs is 
calculated and given in Table 3. On comparing 3D-RNT with 3D-ST, 3D-RNT dissipates more power 
when distance between source and sink is large as number of hops is increased as shown in Fig. 9. It can 
be concluded that 3D-RNT is an appropriate candidate for shorter distance source and sink pair. If 
multiple packets are transferred, energy dissipation can be calculated using (2) and (3).  
Table 3. Dissipated energy for seven source-sink pairs 
Transmitting 
Node 
Receiving 
Node 
Distance (D) Energy dissipated (Pj) 
3D-ST 3D-RNT 3D-ST 3D-RNT 
231 012 4 5 9 11 
232 242 3 3 7 7 
213 242 3 2 7 5 
123 113 3 1 7 3 
122 124 2 1 5 3 
141 032 4 3 9 7 
211 043 4 5 9 11 
 
Fig. 5. Drop Probability for 3D-ST and 3D-RNT 
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Fig. 6. Drop probability at different switch buffer size 
 
Fig. 7. Comparison of Latency at different switch buffer size 
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Fig. 8.  Comparison of latency at different traffic rate 
 
Fig. 9. Energy dissipated to transfer a packet 
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Table  4.  Distance from one node to other nodes 
 
 
 
 
 
5. Su
mmary and Conclusion  
     In this paper, two 3D topologies and hierarchical, cluster based routing algorithms for 3D NoC are 
presented. The constraints of latency, drop probability, network diameter and energy dissipation are 
prime criterion of 3D NoC topology, are experimented and analyzed. A Performance comparison of the 
3D-ST and 3D-RNT are demonstrated. As far as drop probability is concerned, performance of both the 
topologies is identical as same number of packets is received at all instances. It is showed from the 
constraint of  network distance that 3D-ST is out performing than 3D-RNT. On comparing 3D- RNT with 
3D-ST, 7 % improvement in latency and 11 % improvement in the dissipated energy are demonstrated.  It 
is concluded that 3D-RNT is superior to the 3D-ST in terms of latency and energy dissipation provided IP 
blocks are positioned such that interlayer communications are not very frequent. 3D-ST is an appropriate 
topology candidate of 3D NoC for frequent interlayer communications. 
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